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ABSTRACT
Joint Synchronization and Calibration of
Multi-channel Transform-domain Charge Sampling Receivers. (May 2009)
Pradeep Kotte Prakasam, B.E., Anna University, Chennai, India
Chair of Advisory Committee: Dr. Sebastian Hoyos
Transform-domain (TD) sampling is seen as a potential candidate for wideband
and ultra-wideband high-performance receivers and is investigated in detail in this
research. TD receivers expand the signal over a set of basis functions and operate on
the digitized basis coefficients. This parallel digital signal processing relaxes the sam-
pling requirements opening the doors to higher dynamic range and wider bandwidth
in receivers. This research is focused on the implementation of a high performance
multi-channel wideband receiver that is based on Frequency-domain (FD) sampling,
a special case of TD sampling.
To achieve high dynamic ranges in these receivers, it is critical that the digital
post processing block matches the analog RF front end accurately. This accurate
matching has to be ensured across several process variations, mismatches and offsets
that can be present in integrated circuit implementations. A unified model has been
defined for the FD multi-channel receiver that contains all these imperfections and
a joint synchronization and calibration technique, based on the Least-mean-squared
(LMS) algorithm, is presented to track them. A maximum likelihood (ML) algorithm
is used to estimate the frequency offset in carriers which is corrected prior to LMS
calibration. Simulation results are provided to support these concepts.
The sampling circuits in FD receivers are based on charge-sampling and a multi-
channel charge-sampling receiver creates an inherent sinc filter-bank that has several
advantages compared to the conventional analog filter banks used in other multi-
iv
channel receivers. It is shown that the sinc filter banks, besides reduced analog
complexity, have very low computational complexity in data estimation which greatly
reduces the digital power consumption of these filters. The digital complexity of data
estimation in the sinc filter bank is shown to be less than 1/10th of the complexity
in analog filter banks.
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1CHAPTER I
INTRODUCTION TO TRANSFORM-DOMAIN RECEIVERS
Digital deep sub-micron CMOS schemes for wideband receivers are highly desirable
for their flexibility, scalability and programmability properties. However, while these
technologies aid digital circuit design, they are not suited for the design of conven-
tional analog circuits. Hence there is a need to shift the complexity to the digital
domain. This requires either front-end topologies where the ADC is close to the
antenna or analog circuit schemes that are intensively digital. Pushing the ADC to-
wards the antenna imposes very high tracking bandwidths and dynamic ranges which
becomes prohibitively expensive in wideband applications. On the other hand, dig-
ital intensive RF front-ends not only take advantage of deep sub-micron CMOS but
also relaxes the ADC requirements. At this end, successful examples of narrow-band
digital RF front-ends have been reported in [1, 2], where switched Gm−C filters and
passive switched capacitor circuits are used to implement charge sampling FIR and
IIR filters with built-in anti-aliasing capabilities. However, receivers that can cope
as well with wideband and ultra-wideband signals remain a major challenge for the
realization of software-defined-radio and cognitive radios.
This thesis presents transform-domain (TD) receivers, based on charge sam-
pling, as a candidate for the implementation of high performance wideband and
ultra-wideband RF receivers [3, 4]. The TD receiver parallelizes the front-end by
expanding the RF input signal onto a set of basis functions. The expansion over a
base function is accomplished by mixing the input wideband signal with locally gen-
erated signals on multiple channels and integrating the output of the mixer in a time
The journal model is IEEE Journal of Solid State Circuits.
2window of finite duration. The input signal is projected onto different basis functions
in each of the channels. Parallel sampling of these coefficients provides a set of basis
coefficients that become the digital representation of the signal. The sampling cir-
cuits in the TD receiver are based on the concept of charge sampling or current-mode
sampling. These charge sampling circuits have an inherent anti-aliasing filter which
provides robustness to interference and out-of-band noise. A more detailed discussion
on this charge sampling filter is provided in Section C of this chapter. These charge
sampling sinc filter banks also have reduced computational complexity compared to
conventional analog filter banks. A detailed analysis of the complexity is provided in
Chapter IV.
This TD topology provides a flexible trade off between speed, dynamic range and
power consumption that enables the realization of a reconfigurable multi-standard re-
ceiver that not only works for narrow-band standards like GSM and Bluetooth, but
also for very wideband schemes like UWB. Due to parallel digital signal process-
ing, each channel operates only on a fraction of the signal bandwidth, thus relaxing
the tracking bandwidth requirements and minimizing the power consumption of each
sampling channel. Further, longer integration windows lower the clock speeds pro-
viding robustness to jitter, which otherwise can impose a major limitation on the
ADCs to achieve high dynamic range. This TD topology also finds applications in a
decentralized-transform-domain (DTD) sensor network in the context of multi-carrier
communications. In this DTD sensor network, each sensor node computes a TD co-
efficient by mixing the received signal with a locally generated basis function, then
applies a low-pass filter followed by decimation and sampling. Each locally computed
TD coefficient is transmitted to a fusion center using some kind of multiple access
transmission such as DS-CDMA. In this network, fundamental design specifications
such as the front-end bandwidth, sampling rate and transmission rate of each node
3reduce linearly with the number of sensors, lowering complexity and saving power.
A. Background
In the Transform domain receiver, the wide-band input signal is expanded over a set of
N basis functions φn(t)|N−1n=0 which determine the number of channels in the receiver.
The basis functions can be as simple as sinusoidal local oscillators, or just square clocks
in a hard switching implementation. In this case, the expansion coefficients become
the Fourier series coefficients, hence, the receiver is referred to as the Frequency
domain (FD) receiver. In each channel, the input signal is mixed with the basis signal
and integrated in a window of duration Tc seconds. The output of the integrators
in the N channels at the end of each window provides the N basis co-efficients.The
windows are overlapped by a small amount Tov to provide robustness to jitter and
to eliminate the high frequency artifacts. The M overlapped windows that cover the
entire signal block provide a total of MN coefficients R(m,n)|M−1m=0 |N−1n=0 given by,
Rm,n =
∫ mTs+Tc
mTs
x(t)Φ∗n(t)dt, (1.1)
where Ts = Tc − Tov, x(t) is the received signal, m = 0 to M − 1 indicates the
mth segment in each channel and n = 0 to N − 1 refers to the nth channel. The
projection of the received signal onto different basis functions in each parallel channel
means that each channel operates only on a fraction of the input signal bandwidth.
This relaxes the tracking bandwidth requirements for the ADC that quantizes the
basis coefficients thus minimizing power consumption. These quantized coefficients
are processed digitally to estimate the symbols directly using a Least-Squares (LS)
estimator [3, 5]. The direct estimation of symbols from these coefficients eliminates the
need to reconstruct the time-domain signal which greatly reduces the complexity of
4the receiver. However, in order to achieve the desired performance it is essential that
the LS estimator have some kind of tracking mechanism to represent the integrated
circuit implementation of the receiver accurately. The calibration of the receiver has
been dealt with in detail in Chapter III.
B. Multi-channel frequency-domain receiver architecture
The FD basis coefficients are computed by mixing the input broadband signal with LO
signals followed by integration. Fig.1 shows the block diagram of the FD broadband
receiver. The Gm stages convert the input RF voltage signal into an RF current
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Fig. 1. Block diagram of FD receiver with N channels
signal, which is down-converted to zero/low IF by passive mixers. This zero/low IF
current is integrated onto a capacitor during the time window Tc. At the end of
the integration window, the charge stored in the capacitor is the sampled FD basis
5coefficient. As the capacitor is reset before the new integration window, the circuit
does not behave as a continuous-time integrator. This is fundamentally different
from traditional filter bank approaches where the filter has a continuous operation.
An immediate advantage of the inherent resetting in the TD receivers is that sporadic
interference does not propagate. The sampled coefficients are then quantized by a
bank of parallel ADCs and the quantized coefficients are then processed digitally to
recover the symbols.
C. Concept of charge sampling
The windowed integration of the input signal in the time domain also refereed to as
charge sampling transforms to a sinc type filter in the frequency domain. This filter
provides inherent anti-aliasing that offers robustness to interference and aliasing of
the out-of-band noise. Fig. 2(a) shows a simplified schematic of the charge sampling
circuit. The clocks for the integration, sampling and discharge phases are illustrated
in Fig. 2(b). Fig. 3 shows the sinc type frequency response of this charge sampling
circuit. The clocks φ1 and φ2 are alternately turned ON and OFF for a duration
Tc which is the duration of the integration window. When the clock φ1 is turned
ON, the input current Iin is integrated on C1. At the end of phase φ1, the charge
stored on capacitor C1 is sampled and then discharged, integration of the current Iin
continues on the other capacitor C2. Similarly at the end of phase φ2, the charge
on the capacitor C2 is sampled, discharged and the current integration continues on
C1. This whole process can be seen in the time domain as windowed integration of
the input signal followed by sampling at Fs = 1/Tc. This explains the sinc filter
in the frequency domain. The nulls of this sinc filter are spaced at multiples of the
sampling frequency (1/Tc). As this filter attenuates the tones at multiples of the
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Fig. 2. Simplified charge sampling filter
sampling frequency it behaves like a good anti-aliasing filter that is embedded in the
sampling process. This windowed integration of the input current signal has been
analyzed in [6–8] and has been compared with the conventional voltage sampling. In
the presence of clock jitter it has been shown that charge sampling performs better
at high signal frequencies, however, in the low frequency regime, voltage sampling
is superior [9]. While the total integrated noise after sampling in voltage sampling
circuits is given by kT/C, in charge sampling circuits this integrated noise is given
by [8],
N = 1/C2 · Tc · I2n, (1.2)
where C is the sampling capacitor, Tc is the integration time, I
2
n is the squared output
noise current of the trans-conductance stage that precedes the charge sampling circuit
and is given by I2n = 4KTGm. This expression assumes that the time constant
associated with the integration circuit is much smaller compared to the integration
time Tc. From this expression it can be seen that the sampled noise is directly
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Fig. 3. Frequency response of the charge sampling circuit
proportional to the integration time. While it appears that there is a noise limitation
in the charge sampling circuit it must be noted that the input signal also has the same
transfer function and the SNR of the signal before the sampling process is preserved.
However, in the charge sampling circuit there is additional noise coming from the reset
phase. Charge corresponding to a kT/C noise is stored on the sampling capacitor
during the reset phase and gets added to the signal charge during the integration
phase. Hence the total integrated noise is given by,
N = 1/C2 · Tc · I2n + kT/C, (1.3)
where k is Boltzmann constant an T is the absolute temperature.
D. Overlap in integration windows
An overlap in the integration windows can be exploited to create a superior anti-
aliasing filter [4]. This is explained in some detail in this section. Another advantage
of the overlap is it also introduces some robustness to jitter on the clock edges.
8Further, the overlap results in over-sampling which helps detects additional carriers
to mitigate noise amplification in edge carriers.
Improved anti-aliasing filters are obtained by shaping of the windows. When
overlap is introduced between two windows and the capacitors in the two windows
are of the same value, then during the overlap phase, the charge gets shared between
the two capacitors resulting in a scaling of 0.5 in the integration window. If the overlap
2T
T/2
T/2
T/2
1
0.5
T/4 T/4
Fig. 4. Window shaping in overlapped integration windows
period on either side of each window is made equal to the duration of the non-overlap
phase then this window can be seen as a two step approximation of a triangle-type
window as shown in Fig. 4. In the FD receiver prototype that is being designed in this
project, the integration time of each window is 6ns. There is an overlap of 2ns on each
side of the window resulting in 3 equal segments of duration 2ns in each window. Fig.
4 illustrates the window shaping resulting from the overlap and the duration of each
segment in the window. A triangular shaped window is the result of convolving two
rectangular windows. Convolution in the time domain transforms to multiplication
of the corresponding spectrums in the frequency domain. The frequency response of
the triangular window is thus the multiplication of the sinc type filters resulting in
a sinc2 type filter with improved attenuation at the sampling frequency. However,
as the integration window is only a two-step stair-case approximation of a triangular
9window, the frequency response does not entirely follow the sinc2 response. Fig. 5
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Fig. 5. Comparison of sinc, sinc2 and the overlap sinc filter
shows the frequency response of the normal rectangular window, an ideal triangular
window and the two-step staircase window. It can be seen that in the case of the
overlap sinc filter the frequency response follows the sinc2 filter until Fs. The tones
around Fs could be the major source of distortion in sampling circuits. Although,
at very high frequencies, the attenuation in the overlap sinc filter is not as good as
the sinc filter, the contribution from these tones to distortion is not very significant.
Thus the overlap of integration windows provides an anti-aliasing filter that is much
better than the simple sinc filter. Fig. 6(a) shows a circuit implementation of this
overlapped integration. The clocks associated with this topology are shown in Fig.
6(b). In this circuit, capacitor Cov toggles between C1 and C2 providing the desired
overlap in both the phases. Before the start of phase φ1, Cov is connected to C1
and both Cov and C1 are completely discharged before the start of integration. Cov
continues to be connected to C1 after the start of φ1 for a duration T/2 and stores
10
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Fig. 6. Improved charge sampling filter with overlap
50% of the charge for this duration. Then Cov connects to C2 and the charge on both
Cov and C2 is sampled. The charge that was stored on Cov forms the end overlap of
the integration in φ2. The charge that was stored on C1 during the same period forms
the front overlap of phase φ1. After Cov connected to C2, C1 continues to integrate
for a duration T/2 after which it stays idle for a duration T/2. During this period,
current is integrated on Cov and C2 for a duration T/2 after which Cov flips back
to C1 providing the end overlap charge. The charge stored on both C1 and Cov is
sampled and this is the total charge integrated in phase φ1. After the sampling both
the capacitors are discharged and are ready for the next integration phase. Exactly
the same happens in the phase φ2 and the effective integration windows are shaped
as shown in Fig. 4.
E. Variations of discrete time filters
It is seen in Chapter I that a charge sampling circuit relaxes the design of the anti-
aliasing filter by providing some inherent filtering that is embedded in the sampling
11
process. The question arises if this anti-aliasing filter can be improved further. It is
seen that a whole range of FIR and IIR filters can be created as variations to the
basic topologies by using more capacitors and sampling clocks [10, 11].
1. Decimation by N FIR filter
The first type of discrete time filter that will be considered is the decimation by N FIR
filter. This type of filter is specifically useful in multi-standard reconfigurable receivers
where the receiver is expected to operate at different speeds for different standards.
A decimation by N FIR filter decreases the sampling rate by N . Decimation is
S1S2SNS1’ S2’ SN’
S1
S2
SN
RA
S1’
S2’
SN’
RB
Fig. 7. Simplified schematic of a decimation by N charge sampling FIR filter
down-sampling a discrete time signal. If this down-sampling is combined with FIR
filtering, it becomes a decimation by N FIR filter. A simple decimation by N FIR
filter is illustrated in Fig. 7. In this example, the charge stored in N successive
clock periods is summed up together and is sampled. This is an N tap FIR filter
12
combined with decimation. The equivalent model of this decimation by N FIR filter
is shown in Fig. 8. The first sinc filter arises from the charge sampling mechanism.
The second filter and the decimation are due to the summation of charge from N
clock periods. If the charge stored in each period is weighted before summation, it is     	      	

 
   

Fig. 8. Equivalent model of a decimation by N charge sampling FIR filter
possible to obtain higher order sinc filters. For example, if the samples are weighted
to form a triangular window, it results in a sinc2 anti-aliasing filter. A straight-
forward approach to incorporate the weighting of samples is to scale the sizes of
capacitors accordingly. A sinc2 filter based on this technique has been reported in
[2]. Another approach to implement the weighting of samples that is not so obvious
is the introduction of overlap in the integration windows. It was shown in section D
that overlap shapes the integration window. From another angle, this window can be
seen as a Decimation by 2 FIR filter with weighted samples whose integration time
is 1/3Tc.
2. Charge-sampling IIR filter
Another variation to discrete time filters is the IIR filter. This filter is realized by
the introduction of a history capacitor CH in the sampling circuit that is connected
as shown in Fig. 9. In phase φ1, the signal is integrated on C1. CH is connected
to the input signal during both phases of integration. The capacitors are scaled as
13
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Fig. 9. Simplified schematic of charge sampling IIR filter     	
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Fig. 10. Equivalent model of a charge sampling IIR filter
CH = aC and C1 = (1 − a)C. So, at the end of phase φ1, a times the total charge
is stored on the history capacitor CH . In phase φ2, CH is connected to C2 and there
is redistribution of charge stored on CH in the previous phase. This redistribution
of charge results in a feedback in the discrete samples resulting in an IIR filter. The
transfer function of the resultant discrete time filter is given by,
H(Z) =
1− a
1− aZ−1 . (1.4)
Fig. 10 shows the equivalent model of the entire discrete time IIR filter. Composite
filters combining the decimation by N FIR and IIR filter can be easily created from
these basic topologies with superior anti-aliasing properties.
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CHAPTER II
SYSTEM LEVEL DESIGN
A. Least-squares data estimation
This chapter deals with the system level design of the multi-channel FD receiver with
N channels. There are M segments per block in each channel. The samples obtained
from each channel represent the basis coefficients. These basis coefficients, given by
(1.1), can be represented in the form of a vector ~r as shown below,
~r = [R0,0, R0,1 . . . R0,N−1, R1,0, R1,1, . . . RM−1,N−1]
T . (2.1)
If the in-phase and quadrature components of each Rm,n are represented separately in
~r, then the size of ~r is 2NM ×1. It is assumed that the input signal is a multi-carrier
OFDM signal with S sub-carriers and is given by the following expression,
x(t) = Re
S∑
s=1
[
a(s) e−j2piFc(s)t
]
=
S∑
s=1
[
ai(s)cos (2piFc(s)t) + aq(s)sin (2piFc(s)t)
]
.
(2.2)
In the above expression, ai(s) and aq(s) represent the in-phase and quadrature com-
ponents of the data modulated on the sth sub-carrier. Fc(s) corresponds to the carrier
frequency of the sth sub-carrier. The data that is modulated on all the sub-carriers
can be represented in the vector form as shown below,
~a = [ai(0), aq(0), ai(1), aq(1), . . . ai(S − 1), aq(S)] . (2.3)
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It can be seen that the entire system that generates the vector ~r from ~a can be
represented by a linear matrix equation as shown below,
G · ~a = ~r. (2.4)
Each element inG corresponds to the integration of the sth carrier (in-phase/quadrature)
mixed with the nth LO signal (in-phase/quadrature) observed at the end of the mth
segment. As the in-phase and quadrature components of both the carrier and the LO
signals are represented separately inside G, it is a 2NM × 2S matrix. The expression
for a single element of G is as shown below.
G(ni,m, si) =
∫ mTs+Tc
mTs
cos [2piFc(s)t] cos [2pifLO(n)t] dt. (2.5)
where fLO(n) corresponds to the frequency of the nth LO signal. The subscript i in
G(ni,m, si) refers to the in-phase component. The data ~a can be reconstructed from
the received vector ~r using Frequency-Domain estimators including Matched-Filter
(MF), Least-Squares (LS) estimator and the linear Minimum-Mean-Squared-Error
(MMSE) estimator. The MMSE estimator is shown to have the highest efficiency
especially in systems with spacial diversity [12]. In our receiver, the LS estimator
is preferred as it offers a better performance than the Matched-Filter by eliminating
inter-carrier-interference (ICI) with only a marginal increase in complexity. However,
LS estimator suffers from noise amplification in certain sub-carriers which is overcome
in an MMSE estimator at the cost of increased complexity. If H is defined as the
reconstruction matrix, the LS solution for the forward problem of (3.4) for the case
when NM >= S is given by,
H = (GHG)−1GH . (2.6)
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With the knowledge of the reconstruction matrix H and the received vector ~r, the
data transmitted can be estimated using the equation,
aˆ = H · ~r. (2.7)
Due to the presence of a lot of non-idealities and system issues the reconstruction
matrix H, does not match the actual circuit implementation and hence needs to be
calibrated.
B. System issues
The expression in (2.7) can be used to estimate ~a only under the assumption that
the reconstruction matrix H perfectly matches the receiver detecting the symbols.
Even if perfect matching between the H matrix and the circuit implementation of
the receiver is guaranteed, there are some problems at the system level that impose
a limitation on achieving high performance.
1. Noise amplification
If it is assumed that the bandwidth of the sampling circuit is much larger than the
signal bandwidth and when the wideband signal is sampled on parallel channels at an
overall rate slightly higher than the nyquist rate, the noise that is outside the signal
band in each channel folds back and falls on the signal band. As the noise power de-
creases gradually as we move away from the signal band due to the finite bandwidth
of the circuit, the effect of noise folding is more prominent at the edges of the signal
band in each channel and has the least impact at the center of the signal band. This
noise amplification can degrade the SNR that can be achieved on the edge carriers
of that channel and dips are seen in the SNDR plot across the carriers. However,
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the overlap in integration windows discussed earlier mitigates this noise amplifica-
tion. Further, the effect of out-of-band noise is also mitigated by the detection of
additional carriers on either side of the signal band. Detection of additional carriers
however requires some degree of over-sampling so that the sampling rate still satisfies
the Nyquist criterion. It can be observed that the overlap in integration windows
introduces an over-sampling that is sufficient for the detection of a few additional
carriers on either side of the signal band.
2. Effect of timing jitter
Another important issue to be considered in the system level design of the receiver is
the jitter in clocks. To begin with the various sources of jitter in the multi-channel
FD receiver are identified. Due to the random noise in semiconductor devices clock
generation circuits exhibit phase noise around the desired signal frequencies. This
transforms in the time domain to random variations in the edges of the clocks, which
is termed as clock jitter. In the multi-channel FD receiver the in-phase and quadrature
LO signals for the mixer and the integration clocks are all generated from such clock
generation circuits and hence are subject to timing jitter. Jitter in the LO signals
can be seen as an additional noise source in the mixer, while jitter in the integration
clocks results in an error in the output samples. Both these effects can degrade
the performance of the receiver and can be a major limitation in high-performance
receivers.
It must be noted that in the charge-sampling based FD receiver, the analog sam-
ples are formed by integrating the multi-carrier signal over a window of finite duration
unlike the conventional voltage sampling circuits. In voltage sampling circuits, jitter
results in an offset in the sampling instant, in charge sampling circuits jitter results in
an offset in the start and stop points of the integration window. [9] provides a statis-
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tical analysis of the effect of jitter in charge sampling and voltage sampling circuits.
It is seen that at very low frequencies, voltage sampling circuits are relatively immune
to jitter in clocks, however, jitter affects the final integrated value in charge sampling
circuits even for low frequency signals. For high frequency signals, a small offset in
the sampling instant in voltage sampling circuits can cause a greater error than an
offset in the total integration duration of the signal. Thus charge sampling circuits
are superior to voltage sampling circuits in the presence of jitter for high frequency
signals.
In the proposed multi-channel FD receiver, the integration window is not a simple
rectangular window and hence needs more analysis. Due to the overlapped integra-
tion, different clocks are used for each segment of the integration window and hence
there is jitter in each edge of the integration window. Further, each channel has an
independent jitter variation in each LO signal and integration clocks. However, due
to the parallelization, the duration of the integration window is N times longer than
a Nyquist rate receiver. The reduced sampling rate reduces the impact of jitter in
each channel. Further, the jitter in the LO signals can be seen as additional noise
at the mixer output which gets filtered out by the inherent anti-aliasing filter. In
the next section the performance of the multi-channel FD receiver based on charge
sampling is compared with an OFDM receiver that is based on voltage sampling. The
overall effect of all the jitter sources discussed above is only a slight degradation in
the performance of the FD receiver compared to the OFDM receiver.
C. Multi-carrier receiver example
A system model is created in MATLAB to study and analyze the non-idealities and
system issues. The input to the system is a QPSK modulated signal of 128 carriers
19
with bandwidth of 1GHz from 1-2GHz. The receiver model used in this example
has 5 parallel I & Q channels. The quadrature mixing signals (I & Q) used in each
channel form the basis functions. Their frequencies are chosen such that they are
uniformly spaced around the center frequency of 1.5GHz and also are orthogonal to
each other in a signal block of duration T . An optional RC filter can be used to filter
the down-converted signal to provide additional anti-aliasing filtering apart from the
inherent sinc filter. The fact that each channel operates on a sub-band of the entire
signal bandwidth can be exploited in choosing the cut-off frequency of the RC filter.
The output of the baseband filter is integrated over a time window of duration 6ns.
The integrated outputs form the FD basis coefficients that are processed digitally to
recover the data. An overlap of 2ns is introduced in between the integration windows.
So, the effective time duration between samples is 4ns i.e. the sampling frequency
is 250MHz. The detection of the symbols is carried out using the Lease Squares
estimator discussed earlier. It is assumed that the H matrix used for estimation
matches the system perfectly.
Fig. 11 shows the SNDR plot that illustrates the effect of noise amplification
when the input signal has an SNDR of 100 dB. It can be seen that, when there is
no overlap and no additional carriers were detected, there are prominent dips in the
performance plot. However, when overlap is introduced in the integration windows
and 8 additional carriers were detected on either side of the signal band, it can be seen
that the noise amplification has been mitigated and there are no dips in the perfor-
mance plot. Fig. 12 shows the effect of jitter on the overall performance in the charge
sampling FD receiver. It can be seen that the jitter in the high-frequency mixing LO
signals has a greater impact than the jitter in the sampling clocks, whose frequen-
cies are much lower than the LO signals. In the next simulation, the performance of
the multi-channel FD receiver is compared with the conventional OFDM receiver. A
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Fig. 11. Noise amplification reduction by overlap in integration windows and detection
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MATLAB system model is created for the OFDM receiver. The same multi-carrier
signal is applied to a conventional OFDM receiver. The OFDM system with a single
I & Q channel has a single square mixing signal at 1.5GHz. The baseband RC filter is
used to filter the down-converted signal. The output of the baseband filter is sampled
with the same amount of oversampling as the FD receiver. The detection of symbols
is carried out using the FFT algorithm. Fig. 13 compares the performance of the FD
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Fig. 13. Plot comparing the SNDR vs. standard deviation of jitter (σ) in the FD
receiver and the OFDM receiver
receiver and the OFDM receiver in the presence of jitter. It can be seen that despite
the presence of more jitter sources in the parallel channels of the FD receiver, there
is only a marginal degradation in performance (≤ 2dB) of the FD receiver. This is
primarily due to the lower frequencies of the sampling clocks and the inherent sinc
filter that filters out the out-of-band jitter noise coming from the mixing LO signals
in each channel. In order to demonstrate the additional anti-aliasing filtering pro-
vided by the windowed integration in FD receiver, the baseband anti-aliasing filters
are removed in both the FD and OFDM receivers and the performance is analyzed
in the presence of jitter of standard deviation of 1ps introduced in both the mixing
signals and the sampling clocks. This jitter is the only source of noise in both the
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Fig. 14. Performance of FD receiver and OFDM in the presence of jitter without any
baseband filter after down-conversion
receivers. Fig. 14 shows the performance of the FD receiver and OFDM receiver in
the absence of any baseband filter. It can be seen that while the FD receiver shows
a marginal deterioration in performance, the performance of the OFDM receiver is
significantly deteriorated. This shows that due to the presence of the inherent anti-
aliasing filter in the FD receiver, the baseband RC filter which is mandatory in the
OFDM receiver, can be eliminated for many applications when using the FD receiver,
resulting in considerable savings in power and area.
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CHAPTER III
COMPLETE SYSTEM CALIBRATION
A. Mismatches, imperfections and offsets in the system
In the previous discussions, it was assumed that the reconstruction matrixH perfectly
matches the circuit implementation of the system which is seldom the case. There
are several offsets and mismatches present in the transmitter, the channel and the
receiver that affect the performance of the system on the whole. In this section, a
brief discussion of all these mismatches and offsets is provided. Fig. 15 gives a brief
outline of all the mismatches that could be present in a typical multi-channel FD
communication system.
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The multi-carrier signal generated by the IFFT block at the transmitter is mod-
ulated by a local oscillator signal to RF frequencies. Ideally, this LO frequency should
be perfectly synchronized with the LO signal at the receiver. However, this is a con-
dition that is very difficult to meet in any communication system. There will always
be a small frequency offset between two independent signal sources. This mismatch
in frequencies in the local oscillator signals at the transmitter and the receiver results
in an accumulating phase offset for each block transmitted. The wireless channel
between the transmitter and receiver introduces a gain and phase variation to each
sub-carrier in the multi-carrier signal. A flat gain can model the channel between the
source and the receiver only if the bandwidth of the TD coefficient is narrow-band
enough. Multi-path fading can also affect the model and needs to be taken into con-
sideration in a typical scenario. However, study of these phenomena is beyond the
scope of the thesis. A certain time delay for the input signal arriving at the receiver
introduces different phase-shifts for each sub-carrier. This phase shift is dependent on
the frequency of the sub-carrier and hence is different for each sub-carrier. The LNA
and Gm stage could introduce a gain and phase offsets among the different channels
primarily due to the variations in the process and imperfections in the implementa-
tion of each channel. If square LO signals are used for mixing, the waveform could
have an exponential rise and decay due to the finite bandwidth of the circuit. This is
equivalent to passing the square wave through a low-pass filter which attenuates the
higher order harmonics resulting in the smooth waveform. There could be variations
in the capacitors used in the charge sampling filter which would result in an addi-
tional gain error. Further, the LO signals are subject to frequency and phase offsets.
If the LO signals and the sampling clocks are obtained from independent sources, a
frequency offset in the LO signal could result in an accumulating phase offset at the
start of each block. However, this is avoided by generating all the LO signals and the
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sampling clocks from a single reference in the receiver. Even if the reference suffers
from a frequency offset, there is no phase mismatch in the LO signal at the start of
each block as the block duration T is also modified due to the offset in the reference
frequency. An example of this clock generation scheme is provided in section D. This
frequency offset is the same for all the channels and all sub-carriers. In the presence
of all these mismatches and offsets, it is clear that the H matrix defined earlier would
be unable to detect the symbols, thus the need for a calibration technique to learn
these mismatches and offsets.
B. Calibration algorithm
The complete system calibration is illustrated in Fig. 16. Initially the frequency offset
in the LO signals at the transmitter and receiver is estimated using a maximum-
likelihood estimator which is explained in detail in section C, next the estimation
matrix H is initialized and finally Least-Mean-Squares (LMS) algorithm is used to
calibrate all the mismatches and imperfections. Once the frequency offset in the
carriers is estimated, the problem is reduced to calibration of static mismatches and
offsets in a communication system. The equation for the estimation of the transmitted
data aˆ, is given by,
aˆ = H · ~r
= (GHG)−1GH · ~r.
(3.1)
H is the Least Squares solution of the system and ~r contains the sampled output. For
the best performance the matrix H must match the actual circuit implementation
of the system perfectly. Fig. 16 illustrated two techniques of calibration of the
system. The first method involves calibration of the G matrix (forward problem)
and in the second method, the H matrix is calibrated (reverse problem). The Least-
Mean-Squared (LMS) algorithm is used for calibration in both the techniques. The
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update equation for the H matrix in the reverse problem calibration is based on the
normalized LMS algorithm [13] and is given by,
Hˆ(L+ 1) = Hˆ(L) +
~ea(L) ∗ ~r
‖r‖2 , (3.2)
where ~ea is the error in the ~a vector. In the case of forward problem calibration, the
complexity analysis in chapter IV shows that by splitting the computation into two
steps, aˆ = (GHG)−1 · ~p and ~p = GH · ~r, the complexity could be reduced. The LMS
update is applied to G matrix by considering the forward problem ~r = G ·~a and using
the following update,
Gˆ(L+ 1) = Gˆ(L) +
~er(L) ∗ ~a
‖a‖2 , (3.3)
where ~er is the error in the ~r vector. From the updated values of G matrix, (G
HG)−1
and GH are computed for the next block. It is shown in section D that the LMS
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algorithm tracks the system mismatches and over a period of time converges to the
ideal solution. The two techniques of calibration are similar from a performance point
of view.
The next question is what initial values to use for the H matrix. Choosing an
arbitrary H matrix would result in an extremely slow convergence. There is a need to
start with an initial H matrix that is close to the desired solution. The linear matrix
equation that represents the forward problem is given by,
G · ~a = ~r. (3.4)
If the transmitted data, ~a is given by ~a = [1000 · · · ], then the received vector ~r is
the first column of matrix G along with a noise term. The transmitted vector ~a
is repeated in sequence [1000 · · · ], [0100 · · · ], [00100 · · · ] and so on, to compute each
column of the G matrix. After traversing through all the elements of ~a, the entire
G matrix is formed. From the G matrix, (GHG)−1 and GH are computed which are
used for symbol detection based on the LS estimate (3.1). However, this does not
represent the ideal solution because the ~r vector is contaminated by the noise present
in the circuit. Using this G matrix as the initial starting point LMS algorithm can be
used to quickly converge to the ideal solution. It appears that the drawback of this
method is that an inverse operation (GHG)−1 needs to be performed. However, the
sparsity of the GHG matrix is exploited to drastically reduce the complexity of inverse
computation. The next section discusses a technique to estimate the frequency offset
in the multi-channel charge sampling receiver.
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C. Frequency offset estimation
Frequency offset in the channel has been detrimental to conventional Orthogonal Fre-
quency division Multiplexing (OFDM) systems resulting in inter-carrier interference
(ICI) and amplitude distortion which severely degraded the performance. Several
techniques have been proposed to estimate the frequency offset in OFDM systems.
In [14], Maximum Likelihood (ML) estimation technique is employed to determine
the phase offset in repeatedly transmitted symbols which is used to determine the fre-
quency offset in the carriers. In [15], a correlator is used on the FFT of the received
signal to estimated the frequency offset. Successively, several techniques have been
proposed for frequency and timing synchronization in OFDM systems [16, 17]. In the
following discussion, it is seen how the frequency offset can be factored out from the
received signal ~r in the FD receiver and ML estimation technique is used to estimate
the frequency offset.
The expression for the sampled data, R(m,n)|M−1m=0 |N−1n=0 , is defined in (1.1) and is
re-written here for convenience.
Rm,n,L =
∫ mTs+Tc+∆T
mTs+∆T
xL(t)Φ
∗
n(t)dt. (3.5)
Here L represents the block number. Φn(t) is the nth LO signal in the multi-channel
receiver and combining the in-phase and quadrature components, it can be repre-
sented as follows,
Φn(t) = e
−j[2pifLO(n)t+ φLO(n)] − 1
3
e j[3 · 2pifLO(n)t+ 3 · φLO(n)] +
1
5
e−j[5 · 2pifLO(n)t+ 5 · φLO(n)] − · · · ,
(3.6)
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where xL(t) is the input multi-carrier signal corresponding to the Lth block and is
given by,
xL(t) =
S∑
s=1
[
ai(s)cos
(
2piF
′
c(s)t+ φc(s) + 2pi∆Fc(L− 1)T
)
+aq(s)sin
(
2piF
′
c(s)t+ φc(s) + 2pi∆Fc(L− 1)T
) ]
,
(3.7)
where F
′
c(s) = Fc(s) + ∆Fc, ∆Fc is the carrier frequency offset, φc(s) is the initial
phase offset of carrier s and 2pi∆Fc(L− 1)T is the accumulating phase offset in block
L that results from ∆Fc. Substituting (3.6) and (3.7) in (3.5),
Rm,n,L = Ane
jθn
∫ mTs+Tc+∆T
mTs+∆T
S∑
s=1
[
ai(s)cos
(
2piF
′
c(s)t+ φc(s) + 2pi∆Fc(L− 1)T
)
+
aq(s)sin
(
2piF
′
c(s)t+ φc(s) + 2pi∆Fc(L− 1)T
) ] · [e−j[2pifLO(n)t+ φLO(n)] · · · ]dt,
(3.8)
where Ane
jθn is the lumped complex constant representing the gain and phase mis-
match in the nth channel. φLO(n) is the initial phase offset in the nth LO signal.
The offset in the integration window, ∆T , can be brought inside the integration as a
phase offset in the signals. φ
′
c(s) and φ
′
LO(n) are defined as follows,
φ
′
c(s)→ φc(s) + 2piF
′
c(s)∆T + 2pi∆Fc(L− 1)T (3.9)
φ
′
LO(n)→ φLO(n) + 2pifLO(n)∆T. (3.10)
Incorporating the new expressions, (3.8) becomes,
Rm,n,L =
∫ mTs+Tc
mTs
S∑
s=1
[
ai(s)cos
(
2piF
′
c(s)t+ φ
′
c(s)
)
+ aq(s)sin
(
2piF
′
c(s)t+ φ
′
c(s)
) ]
×Anejθn ×
[
e−j[2pifLO(n)t+ φ
′
LO(n)] − · · ·
]
dt.
(3.11)
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Writing down the carrier signals in terms of complex exponentials, the following
expressions are obtained,
cos
(
2piF
′
c(s)t+ φ
′
c(s)
)→ 1
2
[
ej(2piF
′
c(s)t+ φ
′
c(s)) + e−j(2piF
′
c(s)t+ φ
′
c(s))
]
sin
(
2piF
′
c(s)t+ φ
′
c(s)
)→ 1
2j
[
ej(2piF
′
c(s)t+ φ
′
c(s)) − e−j(2piF
′
c(s)t+ φ
′
c(s))
]
.
(3.12)
Now (3.11) becomes,
Rm,n,L =
∫ mTs+Tc
mTs
S∑
s=1
[ai(s)
2
[
ej(2piF
′
c(s)t+ φ
′
c(s)) + e−j(2piF
′
c(s)t+ φ
′
c(s))
]
+
aq(s)
2j
[
ej(2piF
′
c(s)t+ φ
′
c(s)) − e−j(2piF
′
c(s)t+ φ
′
c(s))
]]
× Anejθn×[
e−j[2pifLO(n)t+ φ
′
LO(n)] − · · ·
]
dt.
(3.13)
The term inside the integral of (3.13), contains tones at several frequencies includ-
ing the desired tone at fLO(n) − F ′c(s) and higher order harmonics at fLO(n) +
F
′
c(s), 3fLO(n)±F ′c(s), 5fLO(n)±F ′c(s), · · · and so on. However, the charge sampling
sinc filter attenuates these high frequency tones. Neglecting these high-frequency
terms, (3.13) simplifies to the following expression,
Rm,n,L =
∫ mTs+Tc
mTs
S∑
s=1
Ane
jθn ×
[ai(s)
2
ej[2piF
′
c(s)t+ φ
′
c(s)− 2pifLO(n)t+ φ
′
LO(n)]
+
aq(s)
2j
ej[2piF
′
c(s)t+ φ
′
c(s)− 2pifLO(n)t+ φ
′
LO(n)]
]
dt.
(3.14)
The phase term φ
′
c(s) in (3.14) is expanded using (3.9). Factoring out the term
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e2pij∆Fc(L− 1)T , the following expression is obtained,
Rm,n,L = e
2pij∆Fc(L− 1)T
∫ mTs+Tc
mTs
S∑
s=1
Ane
jθn×[ai(s)
2
ej[2piF
′
c(s)t+ φc(s) + 2piF
′
c(s)∆T − 2pifLO(n)t+ φ
′
LO(n)]
+
aq(s)
2j
ej[2piF
′
c(s)t+ φc(s) + 2piF
′
c(s)∆T − 2pifLO(n)t+ φ
′
LO(n)]
]
dt.
(3.15)
If it is assumed that the same data set is transmitted in successive blocks, it can be
noticed that the only term that will vary in Rm,n,L is the term outside the integral.
Let Rm,n,L = αm,n e
jβm,n , then Rm,n,L+1 is given by,
Rm,n,L+1 = e
2pij∆FcT × αm,n e jβm,n . (3.16)
In a typical scenario, the quantities Rm,n,L and Rm,n,L+1 are contaminated by some
AWGN noise. If these noise terms are also included in the expressions, Rm,n,L and
Rm,n,L+1 become,
Rm,n,L = αm,n e
jβm,n +Wm,n,L
Rm,n,L+1 = e
2pij∆FcT × αm,n e jβm,n +Wm,n,L+1,
(3.17)
whereWm,n,L andWm,n,L+1 are noise terms in Rm,n,L and Rm,n,L+1 respectively. From
(3.17), the frequency offset ∆FC is estimated by applying the Maximum Likelihood
(ML) algorithm used to estimate the frequency offset in the OFDM case [14]. The
ML estimate of ∆Fc is obtained by taking mean of the argument over K consecutive
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blocks and is given by,
∆Fˆc =
1
2piT
tan−1

K∑
L=1
Im(Rm,n,L+1R
∗
m,n,L)
K∑
L=1
Re(Rm,n,L+1R
∗
m,n,L)
 . (3.18)
The choice of K depends on the noise present in the system and the desired accuracy
of estimate. This estimate of the frequency offset ∆Fˆc is used to make a correction
in the received vector ~rL. The corrected vector ~rL(update) is given by,
~rL(update) = ~rL · e−j2pi∆Fc(L−1)T . (3.19)
D. Simulations
In this section simulation results are presented to show LMS calibration and frequency
offset estimation of the system. The MATLAB model introduced in section C of
chapter II is used to study the calibration algorithm. AWGN noise is added to the
input signal such that the SNR = 100dB. The system mismatches and offsets discussed
earlier are introduced in this model. There is a random delay ∆T in the arrival of
the signal block. Each sub-carrier s has a random initial phase offset φc(s). All
sub-carriers have a frequency offset ∆Fc. The receiver has 5 in-phase and quadrature
channels. Each channel has a random gain and phase mismatch Ane
jθn . All the in-
phase and quadrature LO signals have a random initial phase offset φLO(s). A finite
rise and fall time is introduced in all the clocks including the LO signals. It is assumed
that the LO signals do not have any frequency offset with respect to the signal block
duration T as they are generated from a single reference source. For example, if the
reference frequency is assumed to be 250MHz and introducing an offset ∆f in this
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reference frequency, fref is given by,
fref = 250M +∆f. (3.20)
In this receiver example, desired LO signal frequencies are fLO1 = 1G,fLO2 = 1.25G,fLO3
= 1.5G,fLO4 = 1.75G and fLO5 = 2GHz. The signal block duration is 128ns. Ac-
commodating a small gap of 4ns between blocks, the total signal block duration T
is 132ns. The integration clocks are all generated from a single clock, fclk = 1GHz.
Expressing the signal duration in terms of fclk,
T = 132/fclk, (3.21)
fclk and all the LO signals are obtained from fref using a bank of frequency synthe-
sizers. fclk is thus related to fref as,
fclk = 4× fref
= 4× (250M +∆f).
(3.22)
Expressing T in terms of fref ,
T = 132/(4× fref ). (3.23)
In order to have the same phase at the start of each block, fLOn×T must be an integer
indicating complete cycles of the LO signals in T . fLO1 is given by fLO1 = 4 × fref
and hence,
fLO1 × T = 4× fref · T
= 4× fref · 132/(4× fref )
= 132.
(3.24)
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Similarly, fLO2 = 5× fref and fLO2 × T is given by,
fLO2 × T = 5× fref · T
= 5× fref · 132/(4× fref )
= 165.
(3.25)
Similarly, it can be shown that fLO3×T = 198, fLO4×T = 231 and fLO5×T = 264. It
is observed that in all the cases the product fLOn×T is independent of fref and hence
any offset in fref does not introduce a phase offset at the start of each block. So, for
our simulations it is assumed that there is no frequency offset in the LO signals and
hence no phase offset in successive blocks. In the initial simulations, it is assumed
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Fig. 17. Convergence of mean-squared-error with the number of blocks when an arbi-
trary H matrix is used as the initial starting point
that there is no frequency offset ∆Fc in the sub-carriers, and problem is reduced to
the calibration of static mismatches. Fig. 17 shows the variation of the mean squared
error with the number of iterations. In this case, an arbitrary H matrix is used as an
initial starting point and it can be seen that convergence is achieved at about 40,000
iterations. Fig. 18 shows the SNDR across carriers after convergence is achieved.
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Fig. 18. Performance of the receiver with static mismatches and offsets post LMS
calibration when an arbitrary H matrix is used as the starting point
Convergence is faster when the initial H matrix is formed by the technique described
in section B. Fig. 19 shows the variation of mean squared error vs. iterations and
Fig. 20 shows the SNDR across the sub-carriers for this case. As expected, in both
cases, the LMS algorithm could calibrate all the static mismatches and the mean
SNDR across carriers is close to the input signal SNR of 100dB. However, in the
second case the number of iterations required to achieve convergence is only 4000
approximately. Further, when the SNDR is better than 20dB, data transmission can
be started and in the background LMS calibration can be continued by taking hard
decisions on the received data and computing the error. This is possible because for
an SNDR greater than 20dB, the bit-error-rate (BER) is low enough to calibrate in
a blind fashion. However, there is a degradation in the performance of the receiver
as the offset increases. To improve the performance, a maximum likelihood estimate
of the frequency offset ∆Fc is used to correct for the phase shift in the ~r vector in
successive blocks. Fig. 21 shows the estimated value of ∆Fc and L, where L is the
number of blocks used to estimate the frequency offset. Based on these simulations
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Fig. 19. Convergence of mean-squared-error with the number of blocks when the initial
H matrix is formed from the received ~r vector
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Fig. 20. Performance of the receiver with static mismatches and offsets post LMS
calibration when the initial H matrix is formed from the received ~r vector
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quency offset estimation
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an optimum value of L = 500 is chosen for this estimation. After this correction for
frequency offset, it can be seen that the performance of the receiver has improved
considerably. Fig. 22 shows a comparison of the performance of the receiver in the
presence of frequency offset in carriers with and without frequency offset estimation.
The SNDR is plotted vs. frequency offset for both the cases. It can be seen that with
frequency offset estimation there is roughly about 20dB improvement in the mean
SNDR across carriers.
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CHAPTER IV
COMPLEXITY ANALYSIS OF SINC FILTER BANK
In this section the multi-channel sinc filter banks of the FD receiver are compared
with conventional analog filter banks. Both the analog and digital complexities of
both filter banks are analyzed and compared in a multi-carrier receiver scenario.
A. Analog front end complexity
Initially the front end analog complexity of both the filter banks is considered. Fig. 23
shows a very simplified block diagram of the multi-channel charge-sampling sinc filer
bank and the multi-channel analog filter bank with a continuous integrator. The key
difference in both the filter banks is the implementation of the filer in each channel. In
the sinc filter, the windowed integration of the signal combines filtering and sampling
in a single stage. There are two replicas of the charge-sampling circuit so that when
the charge on one capacitor is being sampled, integration continues on the other
capacitor. In the analog filter bank, the input signal is filtered by the active RC
integrator circuit and the output voltage of the integrator is sampled by a Sample-
and-Hold amplifier. Assuming both these filter banks are used to implement the
multi-carrier receiver example described in Section D, a simplified first order estimate
of the capacitor sizes and op-amp gain-bandwidth product (GBW) are obtained to
compare the complexity of both the implementations. The trans-conductance (Gm)
in both cases is assumed to be 1mA/V , the sampling time (Ts) is taken to be 4ns.
Assuming a value of 1pF for the capacitors in the sinc filter bank, the DC gain is
GmTs/Cs = 1m × 4n/1p = 4. The DC gain in the analog filter bank is given by
Gm ·Rf and to achieve the same DC gain with Gm = 1mA/V , Rf = 4KΩ. The 3dB
cut-off frequency in the sinc filter bank is 0.44/Ts = 0.44/4n = 110MHz [6]. In the
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Fig. 23. Block diagram of multi-channel sinc filter bank and multi-channel analog filter
bank
analog filter bank, the 3dB cut-off frequency is given by 1/2piRfCf and in order to
achieve the same cut-off frequency Cf ∼ 360fF . The total integrated noise of the
sampled signal in sinc filter bank isKT/C [2GmTs/C]+KT/C = 9KT/C [6]. In both
cases, the op-amps are assumed to be noiseless. In the analog filter bank, the total
integrated noise in the sampled signal is GmRf ·KT/Cf +KT/Cf +KT/Cs. Since
Cf ∼ C/3 and GmRf = 4, the total integrated noise is 13KT/C+KT/Cs. Thus it is
clear that the analog filter bank adds more noise than the sinc filter bank and Cs must
be large to keep the noise low. In this example, Cs = 1pF is a good value considering
the GBW requirement of the op-amp in the sample and hold circuit. In the case of the
analog filter bank, the GBW of op-amp in the integrator is given by the expression,
fu À 1/(2piRfCf ). Since Cf ∼ C/3, fu = 1.5GHz is required for this op-amp. For
the op-amp in the Sample-and-Hold circuit, fu ≥ 7/Tset for a 10-bit accuracy. Since
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the sampling time, Ts = 4ns and the sample-and-hold operation involves two phases,
the value of Tset = 2ns, and hence for this op-amp fu ≥ 3.5GHz. In the sinc filter
bank, it is shown in appendix A that for 10-bit accuracy, the required GBW of the
op-amp in each path, fu ≥ 1.75GHz. Due to the interleaved 2-path topology and
additional 3Tc/4 seconds for settling, the GBW of the op-amp in the charge sampling
circuit is about half the GBW of the op-amp in the sample-and-hold circuit.
To summarize, although the sizes of the capacitors in the sinc filter bank are
larger than the analog filter bank, because of the need of an additional resistor Rf for
finite DC gain in the analog filter bank, there might not be significant area-savings.
Further, the noise in the analog filter bank is more than 1.5 times higher than in the
sinc filter bank. Considering the load capacitance and the GBW of the op-amp in each
case, the power consumption of the op-amps in the analog filter bank is roughly 15%
higher than in the sinc filter bank. Another significant advantage of the sinc filter
bank is that the bandwidth of the filter can be easily tuned by varying the sampling
time duration Ts which is not possible in the analog filter bank whose bandwidth is
determined by the values of Rf and Cf .
B. Digital complexity
In this section, an analysis is presented on the computational complexity in the dig-
ital processing block of the multi-channel sinc filter bank. The whole analysis is
centered on the sparsity of the GHG matrix which is exploited to drastically reduce
the complexity of symbol estimation.
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1. Complexity of LS estimation
The first step is to analyze the complexity of the symbol estimation which is given
by aˆ = H · ~r. Using the Least Squares solution for H, aˆ = (GHG)−1GH · ~r. This
computation is decomposed into two steps, which reduces complexity. First ~p = GH ·~r
is obtained, and then aˆ = (GHG)−1~p is used to estimate the symbols. In obtaining
~p, the complex representations are retained for G and r for clarity in the analysis.
The resultant complex ~p can be expanded to contain only real values and used in the
second step. In this discussion, it is assumed that frequency offset in the carriers has
already been corrected. The other static offsets and mismatches are also omitted for
sake of clarity, however, including them does not alter the analysis. Each element in
G is given by,
Gm,n,s =
∫ mTs+Tc
mTs
e−j2piFc(s)tΦn(t)dt
= e−j2piFc(s)mTs
∫ Tc
0
e−j2piFc(s)tΦm,n(t)dt,
(4.1)
where Φm,n(t) is the mth segment of Φn(t). Without loss of generality, the LO signals
fLO(n) can be chosen such that fLO(n) · Ts is an integer which means the basis
functions Φn(t) are periodic with respect to Ts. So Φm,n(t) is a periodic repetition of
Φ0,n(t) and (4.1) becomes,
Gm,n,s = e
−j2piFc(s)mTs
∫ Tc
0
e−j2piFc(s)tΦ0,n(t)dt
= e−j2piFc(s)mTs Qs,n,
(4.2)
where Qs,n =
∫ Tc
0
e−j2piFc(s)tΦ0,n(t)dt. The carrier frequency is given by, Fc(s) =
Fo + s/T , where Fo is the transmit carrier frequency. Fo can be chosen such that
Fo · Ts is an integer and since M · Ts = T , e−j2piFc(s)mTs = e−j2pism/M and hence (4.2)
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becomes,
Gm,n,s = e
−j2pism/M Qs,n. (4.3)
Using (4.3), each element of ~p can be written as,
ps =
M−1∑
m=0
N−1∑
n=0
G∗m,n,sRm,n
=
N−1∑
n=0
Q∗s,n
M−1∑
m=0
Rm,n e
j2pism/M
=
N−1∑
n=0
Q∗s,nTs,n,
(4.4)
Ts,n in (4.4) is periodic in s with a period M, and similar to an M point FFT, the
complexity of computation of the complete Ts,n is o(NMlogM). The total complex-
ity of computation of ~p includes an additional NS multiplications and is given by
o(NMlogM)+o(NS). However, this involved all complex multiplications and taking
into account the fact that each complex multiplication involves 4 real multiplications,
the complexity of computation of ~p is o(4NMlogM) + o(4NS) ∼ o(4S(N + logM)).
Next step is to determine the complexity of (GHG)−1 · ~p. It is shown in appendix B
that (GHG) is a sparse matrix with only 2N non-zero elements in each row. It can
be seen that the inverse of (GHG) also has the same number of non-zero elements.
So, the complexity of (GHG)−1 · ~p is o(2N · 2S) = o(4NS). It is to be noted that all
computations in this step are real multiplications and ~p used in this step is expanded
to contain only real terms. Putting it all together, the total complexity of symbol
estimation aˆ = H · ~r is o(4S(N + logM)) + o(4NS).
It must be noted that the simplification in (4.1) is possible due to the reset in
integration windows in charge sampling circuits. In the case of multi-channel analog
filter banks (such as integrators without reset), the complexity of symbol detection for
the same specifications is o(4NMS). The multi-carrier example described in section
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D is considered to compare the complexity of LS estimate of a multi-channel receiver
with sinc and analog filter banks and the conventional FFT used in OFDM receivers.
The complexity of an S point FFT is o(SlogS) and in terms of real multiplications it
is o(4SlogS).
In this example, N = 5,M = 32 and S = 128,
Complexity of FFT: o(4S · log128) = o(28S)
Complexity of LS estimate →
Sinc filter bank: o(4S · (5 + log32)) + o(20S) = o(60S)
Analog filter bank: o(4NMS) = o(4 · 160S) = o(640S)
It can be seen that in the case of the sinc filter bank, the complexity of symbol
detection is only marginally higher than the conventional FFT. However, in the case
of the analog filter bank, the complexity of detection is significantly higher than the
FFT.
2. Complexity of LMS calibration
Next, the complexity of symbol detection for the sinc filter bank in the calibration
phase is compared for the forward problem and reverse problem calibration scenarios.
In the forward problem calibration, the G matrix is updated after each block, symbol
detection comprises the following computations - GHG, (GHG)−1, ~p, (GHG)−1 · ~p and
the total complexity of these computations is given by o(4N2 · 2S) + o(4N2 · 2S) +
o(4S(N + logM)) + o(4NS) = o(16N2S) + o(4S(1 + logM)) + o(4NS). In the case
of reverse problem calibration, the H matrix is updated for every block and symbol
detection comprise of the computation H · ~r whose complexity is o(4NMS). Consid-
ering the above example, the complexity of symbol detection in the calibration mode
for the two cases is as shown below: Complexity of LS estimate (calibration phase)
Forward Problem: o(400S) + o(40S) + o(20S) = o(460S)
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Reverse Problem: o(4NMS) = o(4 · 160S) = o(640S)
It can be seen that there is a reduction in complexity when using the forward problem
calibration compared to the reverse problem calibration. Again, this reduction could
be achieved only in the sinc filter bank and in the analog filter bank, the complexity
is o(640S) for both forward and reverse problem calibration. Next, the complexity of
the two methods of initialization for calibration in the sinc filter bank discussed in
Chapter III. In this analysis, the reverse problem has been assumed, but it can be
shown that the complexity analysis remains the same for the forward problem case
also. In the first method, a H matrix that has no offsets or mismatches is used as
starting point and LMS algorithm calibrates theH matrix to converge to the optimum
matrix. Each iteration involves the operation ~ea(L) ∗ ~r which updates the H matrix
to track mismatches. The complexity of this operation is o(2NM × 2S). The total
complexity of this method to attain convergence is o(2NM × 2S)×K ∼ o(4S2)×K,
where K is the number of iterations.
In the second method, the G matrix is formed row-by-row and the H matrix is
computed using H = (GHG)−1GH . It is shown in appendix B that the matrix GHG
has only 2N non-zero elements in each row of the matrix. This drastically reduces the
complexity of inverse computation (GHG)−1. The complexity of inverse computation
of a standard matrix of size 2S is given by o(8S3). Since GHG has only 2N non-
zero elements, the order of this inverse computation is given by o(2N · 2N · 2S). It
must be noted that (GHG)−1 also has the same number of non-zero elements which
reduces the complexity of (GHG)−1GH . The total complexity of method II involves
the computation GHG, inverse of GHG and (GHG)−1 ·GH . The order of complexity
of these computations are given by o(8N2S), o(8N2S) and o(8NS2) respectively. The
number of iterations are not included in the second case, as the H matrix is already
close to the ideal solution and the initial performance in case II is matched with the
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Table I. Complexity of sinc filter bank and analog filter bank
Sinc Filter Bank Analog Filter Bank
Analog Larger Capacitors Smaller Capacitors
Front End No resistor required. Reset Resistor required for
Complexity ensures finite DC gain. finite DC gain
Lesser noise Noise is high
Small GBW for op-amps. Large GBW for op-amps.
Filter is easily Filter is not
reconfigurable reconfigurable
Analog power Less High
Consumption
Digital o(4S(N + logM))+ o(4NMS)
Complexity o(4NS)
(Estimation) Example: o(60S) Example: o(640S)
Digital o(16N2S)+ o(4NMS)
Complexity o(4S(1 + logM))+
(Calibration) o(4NS)
Example: o(460S) Example: o(640S)
Digital Power Significant power Much higher than
Consumption reduction sinc filter bank
Example: About 10% of Example: 10 times more
power of analog filter power than sinc filter
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performance in case I after K iterations.
In the multi-carrier example in section D, N = 5, M = 32, S = 128 and the
number of iterations required for convergence in method I, K, is roughly equal to
40,000. Comparing the complexity of method I and II,
Method 1: Complexity = o(4S2)×K = 1.6× 105 · o(S2).
Method 2: Complexity = o(8N2S) + o(8N2S) + o(8NS2) = 400 · o(S) + 40 · o(S2).
It is evident that method II is much faster and far more efficient than method
I. Table I summarizes the complexity analysis of the sinc filter bank and the analog
filter bank.
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CHAPTER V
POTENTIAL APPLICATIONS AND CONCLUSION
The FD multi-channel receiver is a potential candidate for high dynamic range and
high bandwidth applications. In this chapter two such examples are discussed from
a system-level perspective.
A. Software-defined multi-standard receiver
In this section, it is discussed how the FD multi-channel receiver can be used in a
Software-defined multi-standard receiver that can accommodate multiple standards
with varied bandwidths. Table II lists the specifications of some popular wireless
standards.
Table II. Specifications of the popular wireless standards
Standard Frequency Band Bandwidth Resolution
GSM 890-960kHz 200kHz 14 bits
Bluetooth 2.4GHz ISM 1MHz 12 bits
802.11b/g 2.4GHz ISM 20MHz 8 bits
WiMax 2 – 6GHz 25MHz 7 bits
UWB 3.1 – 10.6GHz 500MHz 5 bits
The FD receiver provides a flexible trade-off between speed, dynamic range and
power consumption that makes it a candidate for a software-defined-radio multi-
standard receiver. Different speeds are achieved by varying the number of channels
used for signal expansion and quantization. Fig. 24 shows the block diagram of
the multi-standard receiver, the frequency allocation for the mixers and the reconfig-
urable anti-aliasing filter. The programmable anti-aliasing filer is exploited to achieve
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different filter specifications at different speeds. The reconfigurable ADC is a second-
order sigma-delta modulator that is designed to operate in 3 different modes that
trade power with maximum sampling speed. Reconfigurable sigma delta ADCs with
sampling speeds until 240MS/s have been reported in [18]. The sigma delta ADC in
this example is assumed to have a maximum sampling speed of 500MS/s achievable
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Fig. 24. An example of multi-standard reconfigurable receiver
In the case of the UWB, all the five channels are activated to accommodate the
huge bandwidth (500MHz) of the UWB, a simple anti-aliasing sinc2 filter is used and
the sigma-delta ADC is operated at its maximum sampling speed of 500MS/s. Since
the Nyquist speed of each channel is 100MS/s, the over-sampling ratio is sufficient to
provide a resolution of 5 bits needed for the UWB. In case of 802.11b/g and WiMax,
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only one channel is activated as the bandwidth of these standards (20 and 25MHz)
is much less compared to that of UWB. The anti-aliasing filter comprises of a sinc2
filter followed by a decimation filter that lowers the Nyquist sampling speed from
100MS/s to 25MS/s. The sampling speed of the sigma-delta ADC is reduced to
200MS/s thus minimizing power consumption. In this mode, there is enough over-
sampling to provide a resolution of 8 bits for these standards. In the case of Bluetooth
and GSM standards, a second decimation filter is used that lowers the sampling speed
further. In these cases, the anti-aliasing filter must be designed such that the required
level of image rejection and interference rejection is achieved even after decimation.
This can be achieved by using an RC pre-filter or by employing an IIR filter [2, 11].
For Bluetooth, the sigma-delta ADC is operated at 200MS/s, that achieves the 12
bit resolution. The ADC is operated at 20MS/s for GSM as the bandwidth is only
200kHz providing enough over-sampling to achieve the required 14 bits resolution.
B. Decentralized-transform-domain (DTD) sensor networks
A wireless sensor network comprises of a large number of sensor nodes distributed in
space that co-ordinate together in data transmission. The sensor nodes can operate as
relays between the transmitter and receiver providing extended range and coverage
in wireless networks but they can have limited computational capabilities due to
the constraints on the available power. In an effort to minimize the complexity
of the sensor node and reduce the burden on the fusion center, a lot of emphasis
has been placed on decentralization and distribution of the data processing among
the various sensor nodes [19–22]. They have to efficiently communicate between
themselves or with a fusion center to perform complex and advanced signal processing
tasks. In a Decentralized-Transform-Domain (DTD) sensor network, each sensor node
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Fig. 25. The decentralized-transform-domain sensor network
projects the received signal over a unique basis function and the basis coefficients are
filtered, sampled and transmitted to the fusion center for further processing. This
efficiently parallelizes the signal processing among the various sensor nodes which
relaxes the design specifications of bandwidth and transmission rate at each node.
With collaborative signal processing among the different sensor nodes in the DTD
sensor network, the sampling rates at each node scale linearly with the number of
sensors in the network which lowers the complexity and power consumption at the
sensor node. Additionally, charge sampling circuit topologies that provide additional
filtering and decimation are used to sample the basis coefficients. Various energy
efficient algorithms have been designed wherein an additional coding and quantization
of the sampled signal is required at every node before sending this information to the
fusion center. In the DTD sensor network, the sampled coefficients can directly be
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transmitted to the fusion center without the need for quantization at the sensor node
which further reduces the complexity. Only the total integrated noise on the charge
sampling circuit limits the available resolution of the transmitted coefficients. A top
level diagram of a wireless sensor network based on Transform-Domain sampling is
shown in Fig. 25. There are four sensor nodes receiving the signal from a single
source. Each node projects the signal onto a different basis function and the basis
coefficients are transmitted to the fusion center. The fusion center extracts the data
from the basis coefficients by some digital post processing combined with calibration.
It can be seen that by increasing the number of sensor nodes in the network, the
bandwidth of the entire DTD sensor network is proportionally scaled. However, the
data handling capability of the fusion center places an upper limit on the density of
the sensor network.
C. Conclusion
In this thesis, a complete system calibration scheme has been presented for the multi-
channel Frequency-domain receiver based on sinc filter banks. This comprises of a
Maximum-likelihood (ML) estimation of the frequency offset in the carriers followed
by a normalized LMS calibration of all the static gain and phase mismatches in
the receiver. It is shown that the reset in integration windows greatly simplifies
the computation of the Least-Squares (LS) estimate for the detection of symbols.
Its complexity is comparable to that of the conventional FFT unlike multi-channel
receivers with continuous filters where the computational complexity of the DSP block
is several times higher than the multi-channel sinc filter bank. The software-defined
multi-standard receiver and Decentralized-Transform-Domain Sensor networks are
presented as potential applications of the multi-channel FD receiver.
53
REFERENCES
[1] R. B. Staszewski, K. Muhammad, and D. Leipold, “Digital RF processor
(DRP TM) for cellular phones,” in Proceedings of IEEE/ACM International
Conference on Computer-aided-design, San Jose, CA, November 2005, pp. 122–
129.
[2] R. Bagheri, A. Mirzaei, S. Chehrazi, M. E. Heidari, M. Lee, M. Mikhemar,
W. Tang, and A. A Abidi, “An 800-MHz-6-GHz software-defined wireless re-
ceiver in 90-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12,
pp. 2860–2876, December 2006.
[3] S. Hoyos, B.M. Sadler, and G.R. Arce, “Broadband multicarrier communications
receiver based on analog to digital conversion in the frequency domain,” IEEE
Transactions on Wireless Communications, vol. 5, no. 3, pp. 652–661, March
2006.
[4] P.K. Prakasam, M. Kulkarni, X. Chen, Z. Yu, S. Hoyos, J. Silva-Martinez, and
E. Sanchez-Sinencio, “Applications of multi-path transform-domain charge sam-
pling wideband receivers,” IEEE Transactions on Circuits and Systems II: Ex-
press Briefs, vol. 55, no. 4, pp. 309–313, April 2008.
[5] S. Hoyos and B.M. Sadler, “Ultra-wideband analog-to-digital conversion via
signal expansion,” IEEE Transactions on Vehicular Technology, vol. 54, no. 5,
pp. 1609–1622, September 2005.
[6] G. Xu and J. Yuan, “Performance analysis of general charge sampling,” IEEE
Transactions on Circuits and Systems II: Express Briefs, vol. 52, no. 2, pp. 107–
111, February 2005.
54
[7] G. Xu, “Comparison of charge sampling and voltage sampling,” in Proceedings
of IEEE Custom Integrated Circuits Conference, Orlando, FL, August 2000,
vol. 1, pp. 440–443.
[8] S. Karvonen, “Charge-domain sampling of high-frequency signals with embedded
filtering,” Ph.D. dissertation, University of Oulu, 2006.
[9] S. Karvonen, T. Riley, and J. Kostamovaara, “On the effects of timing jitter
in charge sampling,” in Proceedings of the 2003 International Symposium on
Circuits and Systems, Bangkok, May 2003, vol. 1, pp. I–737–I–740.
[10] S. Karvonen, T.A.D. Riley, and J. Kostamovaara, “Charge-domain FIR sampler
with programmable filtering coefficients,” IEEE Transactions on Circuits and
Systems II: Express Briefs, vol. 53, no. 3, pp. 192–196, March 2006.
[11] K. Muhammad and R.B. Staszewski, “Direct RF sampling with recursive filter-
ing in charge domain,” in Proceedings of the 2004 International Symposium on
Circuits and Systems, Vancouver, May 2004, vol. 1, pp. I–577–I–580.
[12] F. Meshkati, H. V. Poor, and S. C. Schwartz, “Energy-efficient resource alloca-
tion in wireless networks,” IEEE Signal Processing Magazine, vol. 24, pp. 58–68,
May 2007.
[13] S. Haykin, Adaptive Filter Theory (4th Edition), Prentice Hall, Upper Saddle
River, NJ, USA, Sep 2001.
[14] P.H. Moose, “A technique for orthogonal frequency division multiplexing fre-
quency offset correction,” IEEE Transactions on Communications, vol. 42, no.
10, pp. 2908–2914, October 1994.
55
[15] H. Nogami and T. Nagashima, “A frequency and timing period acquisition tech-
nique for ofdm systems,” in Proceedings of Sixth IEEE International Symposium
on Personal, Indoor and Mobile Radio Communications, Toronto, September
1995, vol. 3, pp. 1010–.
[16] J.J. van de Beek, M. Sandell, and P.O. Borjesson, “ML estimation of time and
frequency offset in ofdm systems,” IEEE Transactions on Signal Processing, vol.
45, no. 7, pp. 1800–1805, July 1997.
[17] T.M. Schmidl and D.C. Cox, “Robust frequency and timing synchronization for
ofdm,” IEEE Transactions on Communications, vol. 45, no. 12, pp. 1613–1621,
Dec 1997.
[18] T. Christen, T. Burger, and Q. Huang, “A 0.13µm CMOS
EDGE/UMTS/WLAN tri-mode Σ∆,” in Proceedings of IEEE International
Solid-State Circuits Conference, San Francisco, CA, 2007, pp. 240–599.
[19] J. F. Chamberland and V. V. Veeravalli, “Wireless sensors in distributed detec-
tion applications,” IEEE Signal Processing Magazine, vol. 24, pp. 16–25, May
2007.
[20] Y. W. Hong, W. J. Huang, F. H. Chiu, and C. J. Kuo, “Cooperative commu-
nications in resource-constrained wireless networks,” IEEE Signal Processing
Magazine, vol. 24, pp. 47–57, May 2007.
[21] M. Cetin, L. Chen, J. W. FisherIII, A. T. Ihler, and R. L Moses, “Distributed
fusion in sensor networks,” IEEE Signal Processing Magazine, vol. 23, pp. 42–55,
March 2006.
56
[22] J.-F. Chamberland and V. V. Veeravalli, “Decentralized detection in sensor net-
works,” IEEE Transactions on Signal Processing, vol. 51, pp. 407–416, February
2003.
57
APPENDIX A
GBW REQUIREMENT OF OP-AMP IN CHARGE SAMPLING CIRCUIT
A lower bound on the gain-bandwidth product (GBW) of the op-amp in a charge
sampling circuit is obtained in this section. Fig. 26 shows a simplified charge sampling
integrator. The windowed integration is embedded in the input current signal by
considering it to be a unit pulse of duration Tc. The op-amp is assumed to be a single
Gm
i(t)
Ro
C
vo(t)
1
Tc
i(t)
Fig. 26. Schematic of a simplified active charge sampling integrator
pole amplifier with DC gain Ao and a 3dB bandwidth given by ωo. The transfer of
this op-amp is,
A(s) =
Ao
1 + s
ωo
. (A.1)
The simplified transfer function of the entire charge sampling integrator can be shown
as,
vo(s)
i(s)
= − 1
sC(1 + s
Aoωo
)
. (A.2)
This expression assumes that RoC À 1/(Aoωo). The Laplace transform of the input
current signal i(t) = u(t)− u(t− Tc) is given by,
i(s) =
1− esTc
s
. (A.3)
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Substituting (A.3) in (A.2),
vo(s) = −1− e
sTc
s
1
sC(1 + s
Aoωo
)
= − 1
C
(1− e−sTc)( 1
s2
− 1
s(s+ Aoωo)
).
(A.4)
L−1[vo(s)] = − 1
C
(
L−1
[ 1
s2
− 1
s(s+ Aoωo)
]
−L−1
[
e−sTc(
1
s2
− 1
s(s+ Aoωo)
)
])
.
(A.5)
vo(t) = − 1
C
[
Tc − 1
Aoωo
(
e−Aoωot − eAoωo(t−Tc)
)]
. (A.6)
At the end of Tc seconds, the current is steered to the other path and Tc seconds
are available to sample and discharge the charge on the capacitor. Allocating Tc/4
seconds for discharge, the vo(t) has an additional 3Tc/4 seconds to settle. Then vo(t)
at the end of this period is given by,
vo(7Tc/4) = − 1
C
[
Tc − 1
Aoωo
(
e−Aoωo7Tc/4 − eAoωo3Tc/4
)]
. (A.7)
The gain-bandwidth product, GBW = Aoωo, and the error in the output voltage,
e(GBW ) is given by,
e(GBW ) =
1
C
1
GBW
(
e−GBW7Tc/4 − eGBW3Tc/4
)
. (A.8)
For N bit precision,
e(GBW ) ≤ Tc
C
(
1
2N
)
. (A.9)
Considering the example discussed in chapter IV where Tc = 4ns and N = 10, the
minimum required GBW for the op-amp in charge sampling circuit is 1.75GHz.
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APPENDIX B
SPARSITY OF (GHG)−1
In this section, it is shown that GHG is a sparse matrix and hence (GHG)−1 is
also a sparse matrix. From (4.3), Gm,n,s = e
−j2pism/M Qs,n. If GHG is denoted by
X = [Xi,j]S×S, Xi,j can be written as,
Xi,j =
M−1∑
m=0
N−1∑
n=0
e−j2pi(i−j)m/MQi,nQ∗j,n
=
N−1∑
n=0
Qi,nQ
∗
j,n
M−1∑
m=0
e−j2pi(i−j)m/M
(B.1)
Xi,j =

M
N−1∑
n=0
Qi,nQ
∗
j,n (i− j)modM = 0
0 otherwise
 (B.2)
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Sparsity pattern of GHG
Fig. 27. Sparsity pattern of GHG
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Sparsity pattern of (GHG)−1
Fig. 28. Sparsity pattern of (GHG)−1
It is clear that X is non-zero only when (i−j)modM = 0 i.e. the complex matrix
X has non-zero values on the main-diagonal and every Mth diagonal on either side
of the main diagonal. Further, decomposing GHG into block diagonal matrices and
based on the properties of block matrix inversion, it can be shown that (GHG)−1 also
has the same sparsity of GHG. When the complex matrix X is expanded to represent
the real and imaginary values separately, the non-zeros elements of X form a mesh
with only 2N non-zero elements in each row. Fig. 27 shows the sparsity pattern of
the real GHG matrix generated in MATLAB. Fig. 28 shows the sparsity pattern of
the real (GHG)−1 matrix. This sparsity in (GHG)−1 greatly reduces computational
complexity.
61
VITA
Pradeep Kotte Prakasam
Department of Electrical Engineering, Texas A&M University
College Station, TX 77843-3128
email: pradeepkotte@neo.tamu.edu
Education:
Bachelor of Engineering (2006)
Electronics and Communication Engineering
College of Engineering, Guindy
Anna University, Chennai 600025, India
Master of Science (2009)
Electrical and Computer Engineering
Texas A&M University, College Station, TX-77843, USA
